TechFest - PCI Local Bus Technical Summary

3.0 PCI Bus Protocol PCI is a synchronous bus architecture with all data transfers being performed relative to a system clock (CLK). The initial PCI specification permitted a maximum clock rate of 33 MHz allowing one bus transfer to be performed every 30

www.techfest.com