Verilog lets you define sub-programs using tasks and functions. They are used to improve the readability and to exploit ...
www.xilinx.com