System Verilog wrapper for VHDL DUT - Methodology and BCL Forum ...

QS: How to write the System Verilog wrapper for the VHDL DUT to interface to the UVM test bench? Any pointers would be much appreciated.

forums.accellera.org