Synthesizable for-loop - comp.lang.verilog

I'm trying to implement a synthesizable array of D flip-flops using a for-loop. I'm using the Altera ...

compgroups.net