Synthesizable and Non-Synthesizable Verilog constructs

Delay on built-in gates. Generate statements. if,case,for generate, concurrent begin end blocks, genvar,. Primitives. and, or, nand, nor, xor, xnor,not, notif0, notif1, ...

asic-soc.blogspot.com