Synthesizable Verilog

Synthesizable Verilog ... l Preferably have a C or Verilog code that captures the overall behavior. 2. .... wait, forever, disable, [procedural] assign/deassign, force ...

www.ece.ncsu.edu