Synthesizable Verilog - Department of Electrical and Computer Engineering

The loop constructs (for, repeat, while) can sometimes be used to specify combinational logic ... u Use ...

www.ece.ncsu.edu