Synthesizable Finite State Machine Design Techniques Using the New SystemVerilog 3.0 Enhancements

SNUG San Jose 2003 Synthesizable Finite State Machine Desi gn Techniques Rev 1.1 Using the New SystemVerilog 3.0 Enhancements 4 After parameter definitions are created, the symbolic parameter names are used throughout the rest of the design, not the ...

www.sunburst-design.com