Synchronous design with Verilog

In some styles of Verilog, an output is continuously updated by enclosing it in an ... clk, reset, d); output out; input clk, reset, d; reg out; always @(posedge clk) if ...

www.see.ed.ac.uk