Simulating Altera Designs - FPGA CPLD and ASIC from Altera

Table 1-4: Supported Simulation Levels Simulation Level Description Simulation Input • Design source/testbench • Altera simulation libraries • Altera IP plain text or IEEE encrypted RTL models • IP simulation models • Altera IP functional simulation model

www.altera.com