[SOLVED] Regarding for loop in verilog - Forum for Electronics

Hi, When I use the normal for loop in verilog with the loop variable declared as a wire I get the following error 'i' is an invalid type in Generate

www.edaboard.com