SAR ADC

7 SAR Logic • Top DL generates bit- cycling clock • Bottom DL generates bits • RST: – TDL1: 1 – Others: 0\ • TDLi = 1 – DTLi = 1 – DTLi-1=COMP © George Yuan, HKUST

course.ee.ust.hk