Procedural Statements And Control Flow Part-III - Asic-World

While modeling combo logic or anything that is sensitive to level, in Verilog it is ... 8 if (enable) begin 9 latch

www.google.com.tw