SystemVerilog has break and continue to break out of or continue the execution of loops. The Verilog-2001 disable can ...
www.asic-world.com