Passing arrays to verilog modules - Stack Overflow

Passing arrays to verilog modules ... I have flattened it in 1D array and want to send it to some module for processing. ... module processor ( input wire [31:0] flattened_bus_i, output wire ...

stackoverflow.com