Multiple if condition with single else in verilog - Stack Overflow

Cascaded if statements: always @* begin if ( ... ) begin // ... end else if ( ... ) begin / / ... end else begin // ... end end. Often the case statement is a ...

stackoverflow.com