Multidimensional port declaration in Verilog - dicsEE

For example, if I want to use a 512*8b block ram as input, how should ... assign { array[3],array[2],array[1],array[0]} = in;

dics.voicecontrol.ro