ModelSim PE Simulator for mixed language VHDL, Verilog and SystemVerilog Design FREE Trial. - Mentor

If you’re a design engineer, then you’ve heard about ModelSim. Now is your opportunity for a risk free 21-day trial of the industry’s leading simulator with full mixed language support for VHDL, Verilog, SystemVerilog and a comprehensive debug environment

www.mentor.com