Mixed Language Simulation Overview - Xilinx

Mixing VHDL and Verilog is restricted to the module instance or component only. A VHDL design can instantiate Verilog modules and a Verilog design can ...

www.xilinx.com