Mixed Language Boundary and Mapping Rules - Xilinx

The boundary between VHDL and Verilog is enforced at design unit level. A VHDL design is allowed to instantiate one or more Verilog modules. Instantiation of ...

www.xilinx.com