Memory Solutions Center: DDR3 SDRAM - FPGA CPLD and ASIC from Altera

Altera's Stratix series device I/O is optimized to meet the third generation of double data rate memory standards, DDR3. ... Altera offers complete PHY megafunctions and controller MegaCore ® solutions for building DDR3 SDRAM interfaces in Altera ® FPGAs.

www.altera.com