Layout For Nand Flash Memory Array Having Reduced Word Line Impedance

Title: Layout for nand flash memory array having reduced word line impedance. Abstract: A memory array including a first region in which a first memory sub-array is located and a second region separated from the first region in which a second memory sub-a

www.freshpatents.com