L5 - Combinational Logic Design with Verilog

5 January 30, 2012 ECE 152A - Digital Design Principles 9 Verilog Design RTL (Register Transfer Level) Verilog Allows for “top – down” design No gate structure or interconnection specified Synthesizable code (by definition) Emphasis on synthesis, not simu

www.ece.ucsb.edu