Is Verilog "While Loop" synthesizable ? - EDAboard Electronics Forum

To my knowledge While loop in Verilog HDL is not synthesizable. So it is not used in RTL design. Its only used for verification puposes.

www.google.com.tw