Instantiation In a Loop in Verilog - Forum for Electronics

Hi, I want to instantiate a module 16 time and it is so boring. Is there a way that I can use a " for ...

www.edaboard.com