Instantiating a Verilog Module in a VHDL Design Unit - Xilinx

ISE Simulator (ISim). Instantiating a Verilog Module in a VHDL Design Unit. In a mixed language design, you can instantiate a Verilog module in a VHDL design ...

www.xilinx.com