Instantiating a VHDL Module in a Verilog Design Unit - Xilinx

In a mixed language design, you can instantiate a VHDL module in a Verilog design unit. To Instantiate a VHDL Module in a Verilog Design Unit. Instantiate the ...

www.xilinx.com