Initialization of array error in Verilog - Stack Overflow

The syntax you are using for the array assignment is only valid in System Verilog, not Verilog. So your ...

stackoverflow.com