|
免費刊登 |
| 經安全檢測，此網站為安全網站，請放心前往原始網址! |
 |
Including Verilog parameter file in VHDL design - ObjectMix.comHi newsgroup, I am trying to write a VHDL wrapper for a Verilog IP core which includes a "params.v" file: `define DDR2_MODE `define. objectmix.com |
 |
網址安全性掃描由  提供 |
||
