Include VHDL logic in a Verilog ISE Project - Xilinx User ...

Hi, How can I include Blocks of VHDL code into a Verilog ISE project. Maybe I can use a Verilog Wrapper that Wraps VHDL hierarc...

www.google.com.tw