In verilog how to use variable 'i' of the "for loop" - Stack Overflow

An error comes out that Ki & Bi is not declared; I want to use the loop variable in changing the array cell I'm filling: module subbytes (C0,C1,C2,C3,A0,A1,A2,A3); input [0:31 ...

stackoverflow.com