In synthesizable verilog, can we use assign statement in ...

2014年1月13日 - In synthesizeable Verilog, it is possible to use an assign statement inside ... Be careful though, because just like a for loop, it could be very big ...

stackoverflow.com