In synthesizable verilog, can we use assign statement in generate ...

For example, I have the below piece of code. Can we assign wire ... In synthesizeable Verilog, it is possible to use an assign statement inside of a ...

www.google.com.tw