How to represent assign logic array in Verilog generate block?

2013年7月17日 - I have difficulties in representing a simple assignment with generate block. My intention is ... Here a for loop can be used to calculate the OR.

stackoverflow.com