How to represent assign logic array in Verilog generate block ...

I have difficulties in representing a simple assignment with generate ... That is an incorrect usage of generate and assign. generates should not ...

www.google.com.tw