How to initialize an array structure in verilog?

whether reg [7:0] mem[ 0:MEM_SIZE -1] the mem should be a ram file in the name of mem or verilog itself ...

www.edaboard.com