How to include time delay in synthesized verilog? - Stack Overflow

I am trying to write a synthesizable code in verilog, in which I require to include a time delay of few seconds. I have done the simulation using ...

www.google.com.tw