How to give a 2-D array as output of a function in Verilog ...

12 Mar 2013 ... You just simply are not allowed to use an array as an input/output port of a module or function (at least ...

electronics.stackexchange.com