How to generate delay in verilog for synthesis? - Stack Overflow

You seem to be stuck in a software programming mindset based on your code, you're going to have to change things around quite a bit if you want to ...

www.google.com.tw