How to define and assign Verilog 2d Arrays - Stack Overflow

First of all, you can't assign to regs. assigns drive wire types, not reg types. To drive a reg type you need a statement inside a logic block like an always ...

www.google.com.tw