How to declare two dimensional input ports in Verilog? - Forum for ...

Verilog doesn't allow an I/O port to be a 2-D array. In Verilog 2001 you could flatten your array into a ...

www.edaboard.com