How to NOT use while() loops in verilog (for synthesis)? - Stack ...

I've gotten in the habit of developing a lot testbenches and use for() ... Synthesis tools vary but generally a loop can be synthesized so long as the ...

www.google.com.tw