Hardware and Layout Design Considerations for DDR Memory Interfaces

Hardware and Layout Design Considerations for DDR Memory Interfaces, Rev. 6 6 Freescale Semiconductor Layout Order for the DDR Signal Groups Each ground or power reference must be solid and continuous from the BGA ball through the end termination.

www.freescale.com