Graphical/Text Design Entry - FPGA Design - Solutions - Aldec

The Block Diagram Editor is a tool for graphical entry of VHDL, Verilog and EDIF designs. If your HDL design is in large part structural, it may be easier for you to ...

www.aldec.com