SystemVerilog extends Verilog with more C and C++ features .... loop, use the Verilog style of loop control variable.
www.sutherland-hdl.com