Generate Loop in Verilog 2001 - Forum for Electronics

verilog for loop assign output reg out; I don't think it is a good style 26th June 2007, 17:01 rberek ...

www.edaboard.com