Generate Loop in Verilog 2001 - EDAboard Electronics Forum

2007年6月22日 - I assume you are talking about Verilog 2001. ... assign path[0] = count[3]; assign out = path[8]; genvar n; generate for ... verilog for loop assign.

www.edaboard.com