Gate Level Modeling Part-III - Asic-World

In Verilog delays can be introduced with #'num' as in the examples below, where # is a special character to introduce delay, and 'num' is the number of ticks ...

www.asic-world.com