Gate Level Modeling Part-III - ASIC world

9 Feb 2014 ... In Verilog delays can be introduced with #'num' as in the examples below, where # is a special ...

www.asic-world.com