For Loops in Verilog - Stack Overflow

Regardless of whether you personally find case (1'b1) confusing it's a common Verilog idiom. For example, see section 4.3 of sutherland-hdl.com/papers/ ...

stackoverflow.com